Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Merge branch '20250610-qcom_ipq5424_cmnpll-v3-1-ceada8165645@quicinc.com' into clk-for-6.17
Merge the IPQ5424 CMN PLL binding through a topic branch, to allow the
newly introduced clock constants to be made available to the DeviceTree
branch as well.
+23
+1
Documentation/devicetree/bindings/clock/qcom,ipq9574-cmn-pll.yaml
+1
Documentation/devicetree/bindings/clock/qcom,ipq9574-cmn-pll.yaml
+22
include/dt-bindings/clock/qcom,ipq5424-cmn-pll.h
+22
include/dt-bindings/clock/qcom,ipq5424-cmn-pll.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved.
4
+
*/
5
+
6
+
#ifndef _DT_BINDINGS_CLK_QCOM_IPQ5424_CMN_PLL_H
7
+
#define _DT_BINDINGS_CLK_QCOM_IPQ5424_CMN_PLL_H
8
+
9
+
/* CMN PLL core clock. */
10
+
#define IPQ5424_CMN_PLL_CLK 0
11
+
12
+
/* The output clocks from CMN PLL of IPQ5424. */
13
+
#define IPQ5424_XO_24MHZ_CLK 1
14
+
#define IPQ5424_SLEEP_32KHZ_CLK 2
15
+
#define IPQ5424_PCS_31P25MHZ_CLK 3
16
+
#define IPQ5424_NSS_300MHZ_CLK 4
17
+
#define IPQ5424_PPE_375MHZ_CLK 5
18
+
#define IPQ5424_ETH0_50MHZ_CLK 6
19
+
#define IPQ5424_ETH1_50MHZ_CLK 7
20
+
#define IPQ5424_ETH2_50MHZ_CLK 8
21
+
#define IPQ5424_ETH_25MHZ_CLK 9
22
+
#endif